Back To Schedule
Thursday, July 11 • 10:05am - 10:25am
The Semantics of Transactions and Weak Memory in x86, Power, ARM, and C++

Sign up or log in to save this to your schedule, view media, leave feedback and see who's attending!

Best Paper at PLDI 2018

Nathan Chong, Arm; Tyler Sorensen and John Wickerson, Imperial College London

Weak memory models provide a complex, system-centric semantics for concurrent programs, while transactional memory (TM) provides a simpler, programmer-centric semantics. Both have been studied in detail, but their combined semantics is not well understood. This is problematic because such widely-used architectures and languages as x86, Power, and C++ all support TM, and all have weak memory models.

Our work aims to clarify the interplay between weak memory and TM by extending existing axiomatic weak memory models (x86, Power, ARMv8, and C++) with new rules for TM. Our formal models are backed by automated tooling that enables (1) the synthesis of tests for validating our models against existing implementations and (2) the model-checking of TM-related transformations, such as lock elision and compiling C++ transactions to hardware. A key finding is that a proposed TM extension to ARMv8 currently being considered within ARM Research is incompatible with lock elision without sacrificing portability or performance.

Thursday July 11, 2019 10:05am - 10:25am PDT
USENIX ATC Track I: Grand Ballroom I–VI